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Gate all around nanowire transistors is one of the widely researched semiconductor devices, which has 
shown possibility of further miniaturization of semiconductor devices. This structure promises better cur-
rent controllability and also lowers power consumption. In this paper, Silicon and Indium Antimonide 
based nanowire transistors have been designed and simulated using Multiphysics simulation software to 
investigate on its electrical properties. Simulations have been carried out to study band bending, drain 
current and current density inside the device for changing gate voltages. Further analytical model of the 
device is developed to explain the physical mechanism behind the operation of the device to support the 
simulation result. 
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1. INTRODUCTION 
 
All the electronic devices are now being scaled down 
from the micrometer range to nanometer range owing 
to the overwhelming demand for reduced power con-
sumption and increased speed of the gadgets that we 
use in our daily life. This calls for devices that have 
superb gate performance where the current in the 
channel can be controlled with lower gate voltages. 
This gave rise to the need of studying the electron 
physics of these devices at reduced gate lengths. One 
such device is the Gate All Around (GAA) Nanowire 
Transistor (NWT) [1-5]. It has the dielectric gate 
wrapped all around its channel for marvelous current 
control in the channel. 
A lot of emphasis has already been laid on analyz-
ing Silicon GAA NWT [1-6] and were found to be good 
replacement for conventional MOSFET in CMOS de-
signs. Later, III-V compound semiconductors such as 
GaAs, InAs, InSb, GaN [7-10] were also considered for 
these applications. GAA architecture allows superior 
control over the channel current. In junctionless nan-
owire transistor (JNT) there is no junction between 
source, channel, and drain. Thus, it is easy to fabricate 
it. Also, it’s immunity to short channel effect is very 
high. Also doping concentration is same throughout the 
source, drain and channel. But, due to very high dop-
ing, its drive current gets limited and thus, it is having 
low mobility. To improve the mobility, compound semi-
conductor based GAA JNT is used. Also compound sem-
iconductor based nanowires can be used for high fre-
quency applications. 
This paper studies the GAA NWT with Si and InSb 
being its constituent element independently. Compari-
son of the energy band diagrams of both have been car-
ried out. With change in gate voltage the shift in con-
duction band and valance band energy levels is clearly 
shown. Current voltage characteristics have been 
shown of both the devices. The current density of both 
the devices is also been portrayed in this paper. Supe-
rior current transport capability as shown here implies 
the use of nanowire transistors in sub 20 nm gate 
length and considered for futuristic device applications. 
InSb nanowire transistor has shown better perfor-
mance as compared to Si based nanowire transistor.  
 
2. DEVICE STRUCTURE AND PARAMETERS 
 
The GAA NWT has been considered with Si and 
InSb being its constituent materials one by one. The 
doping levels for both the NWT has been kept the same 
for uniform consideration and study. The source and 
drain region has been doped with a donor concentration 
of 1026/m3 and the channel has been doped with an ac-
ceptor impurity of 1023/m3. The length of the source and 
drain has been kept constant for both the devices at 
10 nm and the gate length or the channel length has 
been kept at 20 nm. While consideration of the insula-
tor layer over the gate, SiO2 has been taken as the ma-
terial with a gate thickness of 2 nm and the dielectric 
constant being 3.9. A low thickness of the gate imparts 
better channel controllability of the device. Figure 1 
shows the structure of JNT. 
 
 
 
Fig. 1 – Structure of cylindrical GAA nanowire transistor 
 
2.1 Analytical model 
 
Two dimensional Poisson’s equations with cylindri-
cal coordinates are used for developing the analytical 
model [11] given as: 
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where r is the radial distance, z is the position along 
the channel,   (   ) is the potential of the material 
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depending on radius and position along the channel, 
ND is the doping concentration. 
Here, we use the superposition approach in which the 
potential function is decomposed into two parts i.e., 1-D 
solution W(r) and 2-D solution V(r, z) and is written as, 
 
       , ,r z W r V r z    (2) 
 
W(r) and V(r, z) can be written as: 
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Parabolic approximations is considered for solving 1-D 
equation (3) and is given as: 
 
 W(r)  a + br + cr2 (5) 
 
Boundary conditions used for solving (5) are: 
 Electric field at the centre of the channel is zero in 
junctionless transistor: 
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 Electric field at the interface between channel and 
the gate interface is: 
 
         
 
    
 (   )|   
  
   
  
          (     )  (7) 
 
Where Vgs is the gate to source voltage, Vfb is the 
flatband voltage and Cox is the oxide capacitance. 
Using the above boundary conditions, solution of  
1-D Poisson’s equation is obtained as: 
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Now considering 2-D equation (equation (4)), solution 
of 2-D Poisson’s equation is similar to Laplace equa-
tion. And, the general solution of Laplace equation in 
cylindrical co-ordinates is given as: 
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Where, Jm is the Bessel’s function of order m, n is 
the Eigen vector satisfying equation
1 0( ) ( )n n nJ r J r    . A and B are the coefficients 
whose values can be predicted using some boundary 
conditions. Keeping only terms with m  0 because in 
cylindrical geometry, potential cannot depend on ϕ. 
Thus, the equation obtained is: 
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For solving the potential equation (10) and solving 
the value of coefficients A and B, boundary conditions 
used at source and drain end are: 
(i) The potential at the source end is 
 
   0, |z Rr z V     
(ii) The potential at the drain end is 
 
  , |z L R dsr z V V      
 
Where, VR is the reference potential 
Values of A and B can easily be obtained using the 
above boundary conditions. 
Finally current can be obtained from: 
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 As we know, current density consists of drift cur-
rent density and diffusion current density. Thus, it can 
be expressed as: 
 
 
( , )
( , ) ( , ) ii
r z
J r z q n r z
z



 

 (12) 
 
Substituting eq. (12) in eq. (11) drain current can 
easily be computed. 
 
2.2 Simulation Model 
 
While performing Multiphysics simulation the 
following generalized equations are considered by the 
software for computation of potential and current. 
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The various terms used above are self explanatory 
and can be modified by the user as per analyses 
performed. 
 
3. RESULTS AND DISCUSSION 
 
While carrying out the simulations, the structure of 
the nanowire has been considered to be a 2-D 
asymmetric one and Fig. 2 shows one half of the device. 
The parameters considered for the device are given in 
Table 1. 
 
Table 1 – Values of various parameters used in simulation 
 
Parameters Value 
Nanowire Radius 10 nm 
Length of Channel 20 nm 
Length of Source/Drain 10 nm 
Thickness of Oxide Layer 2 nm 
Acceptor Concentration 1E23[1/m3] 
Donor Concentration 1E26[1/m3] 
 
Both Silicon and Indium Antimonide (InSb) based junc-
tionless nanowire transistor is considered in the analy-
sis. 
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Fig. 2 – The cylindrical structure of junctionless nanowire 
transistor as designed in Multiphysics Simulation Software 
 
Fig. 3 shows the doping profile for Silicon NWT. It 
can be observed that the concentration of electrons is 
highest at the source and drain. The concentration keeps 
on decreasing after the boundaries of the source and 
drain towards the channel as the channel region is 
doped with an acceptor concentration. The doping level 
of the channel is very low and can be considered to be an 
undoped one. The doping profile is an important aspect 
of any device as it brings about the desired current lev-
els. It also defines the electric field vectors in the device. 
 
 
 
Fig. 3 – Doping concentration of Si Nanowire Transistor 
 
Fig. 4(a) and (b) illustrates the energy band diagram of 
both the devices considered one by one. The band dia-
grams are along the radius of the circular cross-section 
where the centre is 0nm and the radius increases as 
10 nm along all sides. Both the band diagrams show the 
position of conduction band and the valence band. Both 
the band diagrams are considered when the device is on 
the on state and the gate voltage is varied from 0 V 
to1.5 V. When voltage at the gate i.e., VG is applied, the 
conduction band shifts which leads to increased electron 
density and hence an increased value of current in the 
channel under the gate region. It can be observed from the 
diagrams that the band gap of Silicon is 1.12 and that of 
InSb is 0.17 V. The band gap of InSb being smaller, con-
duction is much more easier in InSb than Si at nominally 
lower temperatures. Lower gate voltages will be able to 
switch on the device in the case of InSb. Thus it would be 
more power efficient than Si in cases where lower band 
gap won’t hinder the operation as in the case of high tem-
perature operations. Also electron and hole quasi fermi 
level shifts as per the applied voltage. 
 
 
Fig. 4a – Band diagram with the variation in applied gate 
voltage (Si) 
 
 
 
Fig. 4b – Band diagram with the variation in applied gate 
voltage (InSb) 
 
Fig. 5(a) and 5(b) elaborate on the transfer charac-
teristics of the device. The substantial difference is be-
tween the two devices is the markings on the current, 
where the values of current in InSb is nearly twice the 
hundred times the current in silicon NWT at the same 
gate voltage. This agrees very well with our conclusions 
on the energy band diagram. Both the simulations have 
been carried out at a variable drain voltage. Transcon-
ductance being the ratio of change in ID to ratio of 
change in VG in the same interval is higher in the case 
of InSb than Si and hence can be an excellent candi-
date for amplifying procedures. 
Fig. 6(a) and 6(b) describe the current density in 
A/m2 for both the Si and InSb nanowires. It can be 
again observed that there is a difference in order of the 
current density by 2. The reason for considering the 
current density along the mid axis of the nanowire is 
because of the structure of the nanowire. Since the gate 
is all around the channel, unlike the single gate con-
ventional MOSFET conduction is across along the com-
plete channel. Hence, if current density has to be con-
sidered then the current along all the points from the 
centre of the cylindrical channel towards the surface 
has to be considered on all sides. The nanowire has a 
radius of 10 nm and since the channel is cylindrical, its  
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Fig. 5a – Variation of current with gate voltage for different 
values of drain voltages (Si) 
 
 
 
Fig. 5b – Variation of current with gate voltage for different 
values of drain voltages (InSb) 
 
cross-section is a circle with a radius of 10 nm. The plots 
show the current density along the radii of both the nan-
owires. Since the gate is at the outermost surface of the 
cylindrical channel, current density is expected to be 
highest at the surface just below the gate and that can be 
observed from the figures also. Thus, the current is least 
at the central axis of the cylindrical channel and keeps on 
increasing along all the sides towards the surface in the 
direction outwards from the central axis. 
 
 
 
Fig. 6a – Current density along the arc length in Si nanowire 
 
 
Fig. 6b – Current density along the arc length in InSb nanowire 
 
Next, the trap occupancy in the channel under the 
gate region is being discussed. For simulation purpose, 
we have chosen trap density to be 5  1016/m3. Trap 
occupancy will be observed in terms of probability, 
where the highest value one (1) denotes that all traps 
are occupied as shown in Fig. 7. The total length of the 
material is about 40 nm including the source, drain 
and channel. The channel varies between 10 nm and 
30 nm on the z-axis and hence only that region is con-
sidered in the trap occupancy as the gate is above the 
channel only and the traps are introduced by the cou-
pling between the two. 
 
 
 
Fig. 7 – Trap density in NWT with SiO2 as the gate material 
 
The trap occupancy can be appreciated when con-
sidering the switching applications and when using 
these devices for CMOS where high speed switching is 
necessary. When the voltage is 0 V or 1.5 V it can be 
observed that almost all the traps are occupied. The 
reason can be attributed to the fact that at 0 V the de-
vice is at dynamic equilibrium and hence all traps are 
occupied. At 1.5 V, all the electrons in the channel 
travel along the channel and near the surface of the 
nanowire. This is the reason why all the traps are oc-
cupied at 1.5 V, since traps are located under the gate 
and near the surface. Now, when a negative voltage is 
applied, the trap densities become more evident. The 
reason for this phenomenon can be attributed to the 
fact that when a negative gate voltage is applied to the 
gate, electrons are ‘pushed’ away from the surface to-
wards the centre of the nanowire from all the sides as 
the shape is cylindrical. Due to this phenomenon, trap 
occupancy goes down when negative voltage is applied. 
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Now, the important fact to be noted here is that trap 
occupancy should be low when negative voltage is ap-
plied or else it defies the notion of switching where re-
verse voltage should drive the device to off state. With 
SiO2 as the gate material, the lowest trap density is 
0.940 in the middle of the channel, which means that 
94 % of the traps are still occupied in the channel when 
the device is supposed to be in the off state 
 
4. CONCLUSIONS AND FUTURE SCOPE  
 
An analysis of InSb and Si GAA junctionless NWT 
has been carried out which shows clearly that the 
channel current (drain current) is much higher in InSb 
than Si at same gate voltages. This makes it viable for 
very low voltage amplification purposes like sensors 
where the signal procured by the sensors may be very 
low to be of any use for any further analysis. But using 
InSb nanowires can enable proper amplification of the 
signals to make it useful for further processing. This 
device can be used at operations which operate at room 
temperatures where conduction can occur easily. Using 
it at higher temperatures may pose a problem such as 
band gap narrowing to such extents that controlling 
the current can become difficult. Such problems can 
occur with other compound elements such as Indium 
Arsenide (InAs). But these problems can be resolved by 
using high-k dielectrics or by using gate stacks. Also, 
high-k dielectrics are a good gate material for switch-
ing applications in the digital application where the 
switching efficiency is most important. 
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